




Fig.: AND gate




Fig.: OR gate




Fig.: NAND gate





Fig.: NOR gate



XOR GATE





Fig.: XNOR gate

EX-OR Gate using NAND Gate



EX-NOR Gate using NAND Gate

